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Abstract—The dc-link capacitor is one of the critical compo-
nents, which influences the lifetime of the whole voltage source
converter unit. For reliable design, the operating temperature
of the dc-link capacitor should be known, which is primarily
determined by the ambient temperature and the rms value of the
current flowing through the dc-link capacitor. A simple analytical
method to calculate the rms value of the dc-link capacitor current
is presented in this paper. The effect of the line current ripple
on the rms value of the dc-link capacitor current is considered.
This yields accurate results, especially for the applications with
high line current ripple. The effect of the pulsewidth modulation
(PWM) scheme on the rms value of the dc-link current is also
studied and the analysis for continuous PWM and discontinuous
PWM (DPWM) schemes is presented. The proposed analytical
method is also verified experimentally.
I. INTRODUCTION
Three-phase Pulsewidth Modulated (PWM) Voltage Source
Converter (VSC) is widely used as a dc/ac converter in
many power electronics applications and the dc-link capacitor
is generally employed to balance the instantaneous power
difference between the input and output [1], [2]. The design
of the dc-link capacitor needs careful attention, as it is one
of the critical components which influences the lifetime of
the whole system [3]. The predicted lifetime of the capacitor,
considering the effect of temperature rise, is given using the
empirical lifetime model [1] as
Lp = Lr
( V
Vr
)−n
e
[(
Ea
KB
)(
1
T − 1Tr
)]
(1)
where Lp and Lr are the predicted and rated lifetimes of the
capacitor, respectively. V and Vr are the voltages at the use
condition and rated condition, respectively. Ea is the activation
energy and KB is the Boltzmann’s constant. Tr is the rated
temperature, whereas T is the temperature at the operating
condition. A simplified lifetime model can be derived from
(1), and it is given as
Lp = Lr 2
(
Tr−T
10
)
(2)
From (2), it can be seen that the lifetime of the capacitor can
be improved by keeping the T below the rated temperature Tr
[4]. For the given capacitor and the ambient temperature, the
temperature rise of the capacitor is mainly determined by the
rms value of the current flowing through it. Thus, the accurate
estimation of the dc-link rms current is inevitable for reliable
design of the system.
The rms value of the dc-link capacitor current is calcu-
lated using the time domain approach in [2], [5]. Only the
fundamental component of the line current is considered for
synthesizing the dc-link current and the effect of line current
ripple is neglected. This leads to the larger relative error in
certain operating conditions [2]. Also, different PWM schemes
exhibit distinct line current ripple [6], and by neglecting the
effect of the line current ripple, it is not possible to evaluate
the effect of the PWM scheme on the rms value of dc-link
capacitor current [7]. Another approach is to evaluate the
harmonic spectrum of the dc-link current in frequency domain
using double Fourier series [7]–[9]. However this method is
more computational intensive compared to the first approach
[7].
A simple analytical method to calculate the rms value of
the dc-link current using time domain approach is presented
in this paper. The ripple component of the line current is
also considered for synthesizing the dc-link current. Thus
accurate results are obtained and the influence of the PWM
scheme on the dc-link current stress can also be analyzed.
The rms value of the dc-link current for center aligned Space
Vector Modulation (SVM) and the DPWM1 (60◦clamp) [10]
is evaluated. The effect of the modulation index M and the
displacement power factor angle on the rms value of the dc-
link current is also analyzed.
The paper is organized as follows. The system considered
for the study is described in Section II. The proposed analytical
method for calculating the rms value of the dc-link current is
presented in Section III. The influence of the various operating
conditions and the PWM scheme on the dc-link current stress
is analyzed in Section IV. The proposed analytical method is
verified experimentally and the results are presented in Section
V.
II. SYSTEM OVERVIEW
A two level three phase VSC is shown in Fig. 1. The VSC
is connected to the grid through a line filter inductor Lf . The
capacitor current can be given as
Icap = I − Idc (3)
where I is the input current of the VSC and Idc is the current
supplied by the source. Depending on the application, the
Idc can be directly obtained from the battery as in the case
of electric vehicle or from the mains through an input stage
converter. The ripple component in the Idc is assumed to be
VA
VB
VC
Vdc/2
Vdc/2
O
Lf
Line filter
Inductor
Ia
Ib
Ic
I
Icap
Idc
Va
Vb
Vc
Fig. 1. System schematic of a voltage source converter with L-filter
zero for simplicity. Assuming a loss-less system, the power
balance equation in steady-state gives
Pdc = Pac (4)
where Pdc is the power supplied by the source and Pac is the
active component of the power delivered by the VSC, and it
is given as
Pdc = VdcIdc
Pac =
3
2
VDID
(5)
where Vdc is the dc-link voltage, VD and ID are the dc values
of the d-axis component of the output voltage and the line
current, respectively in the synchronously rotating frame at the
fundamental frequency. Using (4) and (5), the dc component
of the current drawn from the source is given as
Idc =
3VDID
2Vdc
(6)
In addition to Idc, I is also required in order to obtain Icap,
and it is given as
I = SaIa + SbIb + ScIc (7)
where Ia, Ib, and Ic are the line currents of phase A, phase B,
and phase C, respectively and Sa, Sb and Sc are the logic-type
switching function [10], used to express the ON/OFF state of
the switch. This switching function is given as
Sx =
{
1, if top switch is ON
0, if bottom switch is ON (8)
where x is the corresponding phase (x = {A,B,C}).
III. DC-LINK CURRENT STRESS CALCULATION
The reference space vector
−−→
Vref is synthesized using active
and zero voltage vectors and the volt-second balance is main-
tained by choosing appropriate dwell time of these vectors.
The dwell time of each voltage vector is given as
T1 =
√
3
2 MTs sin(60
◦ − ψ) (9a)
T2 =
√
3
2 MTs sin(ψ) (9b)
Tz = Ts − T1 − T2 (9c)
where ψ is the angle of the reference space vector and M is
the modulation index, defined as the ratio of the amplitude of
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Fig. 2. The active and zero vectors to synthesize given reference vector and
corresponding error voltage vectors.
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Fig. 3. The d-axis and q-axis ripple current components of the line current
for the SVM. The modulation index M=0.85 and reference space vector angle
ψ=23◦.
the fundamental component of the phase voltage to the half
of the dc-link voltage.
The application of the discrete vectors results in an error
between the applied voltage vector and the reference voltage
vector as shown in Fig. 2. The time integral of the error
voltage vector is known as the harmonic flux vector [6],
[11]–[13], which is directly proportional to the ripple current,
and it is used in this paper to calculate the line current
ripple. In the reference frame, rotating synchronously at the
fundamental frequency, the instantaneous error voltage vectors
can be decomposed into d-axis and the q-axis components and
given as
−→
V err,1 =
2
3
Vdc
{
(cosψ − 3
4
M)− j sinψ
}
−→
V err,2 =
2
3
Vdc
{
[cos(60◦ − ψ)− 3
4
M ] + j sin(60◦ − ψ)
}
−→
V err,z = −1
2
VdcM
(10)
Using (10), the d-axis (∆Id) and the q-axis (∆Iq) ripple
components in the line current are obtained, and it is depicted
in Fig. 3 for the SVM. The fundamental component of the line
current appears as a dc component in the frame, rotating syn-
chronously at the fundamental frequency. The dc components
of both d-axis and q-axis (ID, IQ) current are assumed to be
constant during each sampling interval. Therefore, the d-axis
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Fig. 4. Capacitor current waveform in a switching cycle.
and q-axis current in the rotating reference frame is given as
Id = ID + ∆Id (11)
Iq = IQ + ∆Iq (12)
The dc components of both d-axis and q-axis current are given
as
ID = Im cosφ (13)
IQ = Im sinφ (14)
where Im is the peak value of the fundamental component of
the line current and the φ is the displacement power factor
angle. The line currents can be obtained from the d-axis and
q-axis currents (Id, Iq) using the frame transformation. For
a three phase three line system, which is considered in this
paper, the line currents of only two phases are required to
obtain Icap and it is given as
Ia = Id cosψ − Iq sinψ (15a)
Ic = Id cos(ψ + 120
◦)− Iq sin(ψ + 120◦) (15b)
The VSC input current and thus the dc-link capacitor current
can be obtained by using (3) and (7). The dc-link capacitor
current can be represented by a piece-wise linear equation
and rms value can be easily calculated. This is illustrated in
the following sub-section for the switching sequence ”0127”,
where the switching sequence represents the order in which
the voltage vectors are applied in a switching cycle.
A. RMS Current Calculation
The switching sequences used in the SVM is shown in Fig.
4. The analysis is presented for the asymmetrical regularly
sampled PWM, where the magnitude of the reference space
vector |−−→Vref | and the reference space vector angle ψ are
sampled in each half of the switching period. For the SVM,
switching sequence ”0127” is used first half of the switching
period, whereas the switching sequence ”7210” is used in
another half. The analysis for the ”0127” is presented, however
the results for other switching sequences are also summarized.
The capacitor current is symmetrical in each sector of the
space vector and thus the rms calculation in one sector
(0 6 ψ < 60◦) is sufficient.
1) Mode 1
(
0+ 6 t 6 (Tz4 )−
)
: During this interval voltage
vector
−→
V0 is applied for the Tz/4 duration. All bottom
switches of the legs are turned on. For the three phase
three wire system, the VSC input current I is zero during
this interval. Using (3), the capacitor current is given as
Icap(t) = −Idc (16)
and the mean square value for this interval is given as
F 21 =
Tz
2Ts
I2dc (17)
2) Mode 2
(
(Tz4 )+ 6 t 6 (
Tz
4 +
T1
2 )−
)
: Voltage vector
−→
V1 is applied for the T1/2 duration. During this interval,
phase A is clamped to the positive dc-link, whereas phase
B and phase C are clamped to negative dc-link. Thus, the
VSC input current I is completely characterized by the
line current of phase A. The capacitor current during this
interval is represented as
Icap(t) =
[
(ID cosψ − IQ sinψ)− VdcTz
6Lf
− Idc
]
+
2Vdc
3Lf
(1− 3
4
M cosψ)t
(18)
The mean square value in mode 2 is given as
F 22 =
T1
3Ts
[(
I2
cap(Tz4 )+
)
+
(
I2
cap(Tz4 +
T1
2 )−
)
+
(
Icap(Tz4 )+
× I
cap(Tz4 +
T1
2 )−
)] (19)
3) Mode 3
(
(Tz4 +
T1
2 )+ 6 t 6 (
Tz
4 +
T1
2 +
T2
2 )−
)
: Due to
the application of voltage vector
−→
V2 during this interval,
the VSC input current I is equal to the negative value of
the line current of phase C. The capacitor current in this
interval is given as
Icap(t) =
[
(IQ sin(ψ + 120
◦)− ID cos(ψ + 120◦))
− Vdc(Tz + T1)
6Lf
− Idc
]
+
2Vdc
3Lf
(
1 +
3
4
M cos(ψ + 120◦)
)
t
(20)
The mean square value in mode 3 is given as
F 23 =
T2
3Ts
[(
I2
cap(Tz4 +
T1
2 )+
)
+
(
I2
cap(Tz4 +
T1+T2
2 )−
)
+
(
I
cap(Tz4 +
T1
2 )+
× I
cap(Tz4 +
T1+T2
2 )−
)]
(21)
4) Mode 4
(
(Tz4 +
T1
2 +
T2
2 )+ 6 t 6 (
Ts
2 )−
)
: The VSC input
current I is zero due to the application of the zero voltage
vector
−→
V7, during this interval and thus, the capacitor
current is given as
Icap(t) = −Idc (22)
which is same as the capacitor current in mode 1.
Therefore, the F1 = F3.
The rms value of the capacitor current for the kth sampling
interval is then given as
Icap(rms),k =
√
F 21k + F
2
2k
+ F 23k + F
2
4k
(23)
The use of different switching sequences results in distinct
ripple current behavior in the line current. Also different PWM
schemes are using different combination of these switching
sequences. The piece-wise linear equations, describing the dc-
link capacitor current for different sequences are given in
Table. I.
The SVM uses switching sequences ”0127” in one half
of the switching period and ”7210” in the other half of the
switching period and using them, the average of the rms value
of the dc-link current over a sector (0 6 ψ < 60◦) can be
calculated using
Icap(rms) =
3f0
fsw
( fsw3f0
)∑
k=1
Icap(rms),k (24)
where f0 is the fundamental frequency and fsw is the switch-
ing frequency.
IV. ANALYSIS OF THE DC-LINK CURRENT STRESS
The dc-link capacitor current strongly depends on the mod-
ulation index M, the displacement power factor angle, and the
PWM scheme used. The effect of these factors on the dc-link
capacitor current are analyzed in this section.
A. The Effect of the Modulation Index and the Reference Space
Vector Angle ψ
For the given modulation index, the dwell time of the
voltage vectors changes with the change in the space vector
angle ψ and thus the rms value of the dc-link capacitor current
also varies. Fig. 5. shows the variation in the Icap(rms) for the
SVM with the ψ for different modulation indices. Due to the
space vector symmetry, the variation for only one sector is
depicted in Fig. 5.
The variation of the Icap(rms) with the modulation indices
is also depicted in Fig. 6. The line current is assumed to
be constant at rated value and the displacement power factor
is taken to be one. The variation of the modulation index,
changes the fundamental component of the output voltage and
thus the VD also varies linearly with the M . This changes
the power processed by the VSC and thus the stress on dc-
link capacitor also varies. The proposed analytical method
considers the effect of the line current ripple and thus the ac-
curacy improves substantially. The effect of the PWM scheme
on Icap(rms) is also studied and the variation of Icap(rms)
with M for the SVM and the DPWM1 is depicted in Fig.
6. The switching frequency is taken to be the same in both
cases although the number of commutations is different. It is
apparent from Fig. 6 that the use of the SVM would result in
lower dc-link stress compared to the DPWM1. This is because
the SVM has a smaller line current ripple compared to the
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Fig. 5. The variation of the rms value of the dc-link capacitor current
(normalized) with the reference space vector angle ψ for different values
of the modulation indices for the SVM. The line current is kept constant at
the rated value and the displacement power factor (cosφ) is taken to be 1.
The pulse ratio fsw/f0 is 51.
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Fig. 6. The variation of the rms value of the dc-link capacitor current
(normalized) with the modulation index M .
DPWM1. For fair comparison between the continuous and
discontinuous PWM, the switching frequency of the DPWM1
is increased by multiplying the a switching frequency of the
SVM to the frequency correction factor kf = 3/2 [6] and the
result is also depicted in Fig. 6.
B. The Effect of the Displacement Power Factor Angle
The variation of the Icap(rms) with the space vector angle
ψ for different displacement power factor angle is depicted
in Fig. 7 for the modulation index of M = 1. The strong
space dependency of the Icap(rms) for different power factor is
evident from Fig. 7. For higher modulation indices, the dwell
time of the voltage vector
−→
V1 is dominant for space vector
angle ψ < 30◦. The VSC input current I is equal to the line
current of phase A, when
−→
V1 is applied and thus the magnitude
of Ia has a strong influence on Icap(rms) in the first sub sector
of the space vector diagram (0◦ 6 ψ < 30◦). For unity power
factor, the line current of phase A is near it’s peak value in this
region. With the increase in the ψ, the magnitude of Ia also
decreases and thus the reduction in Icap(rms) is also observed
in sub sector 1 (0◦ 6 ψ < 30◦). Similarly the magnitude of
line current of phase C, strongly influences the Icap(rms) in
sub sector 2 (30◦ 6 ψ < 60◦), because the dwell time of −→V2 is
dominant in this region. For unity power factor operation, the
magnitude of Ic increases with increase in ψ and reaches it’s
peak value at the end of the sub sector 2 and similar behavior
of Icap(rms) is also observed in sub sector 2.
TABLE I
DC-LINK CAPACITOR CURRENT DESCRIPTION IN A HALF SWITCHING CYCLE FOR DIFFERENT SWITCHING SEQUENCES
Sequence Time interval DC-link capacitor current Icap(t)
7210
0+ 6 t 6 (Tz4 )− Icap(t) = −Idc
(Tz
4
)+ 6 t 6 (Tz4 +
T2
2
)−
Icap(t) =
[
(IQ sin(ψ + 120
◦)− ID cos(ψ + 120◦))− VdcTz6Lf − Idc
]
+ 2Vdc
3Lf
(
1 + 3
4
M cos(ψ + 120◦)
)
t
(Tz
4 +
T2
2
)+ 6 t 6 (Tz4 +
T2
2
+ T1
2
)− Icap(t) =
[
(ID cosψ − IQ sinψ)− Vdc(Tz+T2)6Lf − Idc
]
+ 2Vdc
3Lf
(
1− 3
4
M cosψ
)
t
(Tz
4
+ T2
2
+ T1
2
)+ 6 t 6 (Ts2 )− Icap(t) = −Idc
127
0+ 6 t 6 (T12 )− Icap(t) =
[
(ID cosψ − IQ sinψ)− Idc
]
+ 2Vdc
3Lf
(
1− 3
4
M cosψ
)
t
(T1
2
)+ 6 t 6 (T1+T22 )−
Icap(t) =
[
(IQ sin(ψ + 120
◦)− ID cos(ψ + 120◦))− VdcT16Lf − Idc
]
+ 2Vdc
3Lf
(
1 + 3
4
M cos(ψ + 120◦)
)
t
(T1+T2
2
)+ 6 t 6 (Ts2 )− Icap(t) = −Idc
721
0+ 6 t 6 (Tz2 )− Icap(t) = −Idc
(Tz
2
)+ 6 t 6 (Tz+T22 )−
Icap(t) =
[
(IQ sin(ψ + 120
◦)− ID cos(ψ + 120◦))− VdcTz3Lf − Idc
]
+ 2Vdc
3Lf
(
1 + 3
4
M cos(ψ + 120◦)
)
t
(Tz+T2
2
)+ 6 t 6 (Ts2 )− Icap(t) =
[
(ID cosψ − IQ sinψ)− Vdc(Tz+
T2
2
)
3Lf
− Idc
]
+ 2Vdc
3Lf
(
1− 3
4
M cosψ
)
t
012
0+ 6 t 6 (Tz2 )− Icap(t) = −Idc
(Tz
2
)+ 6 t 6 (Tz+T12 )− Icap(t) =
[
(ID cosψ − IQ sinψ)− VdcTz3Lf − Idc
]
+ 2Vdc
3Lf
(
1− 3
4
M cosψ
)
t
(Tz+T1
2
)+ 6 t 6 (Ts2 )−
Icap(t) =
[
(IQ sin(ψ + 120
◦)− ID cos(ψ + 120◦))− Vdc(Tz+
T1
2
)
3Lf
− Idc
]
+ 2Vdc
3Lf
(
1 + 3
4
M cos(ψ + 120◦)
)
t
210
0+ 6 t 6 (T22 )− Icap(t) =
[
(IQ sin(ψ + 120
◦)− ID cos(ψ + 120◦))− Idc
]
+ 2Vdc
3Lf
(
1 + 3
4
M cos(ψ + 120◦)
)
t
(T2
2
)+ 6 t 6 (T1+T22 )−
Icap(t) =
[
(ID cosψ − IQ sinψ)− VdcT26Lf − Idc
]
+ 2Vdc
3Lf
(
1− 3
4
M cosψ
)
t
(T1+T2
2
)+ 6 t 6 (Ts2 )− Icap(t) = −Idc
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Fig. 7. The variation of the rms value of the dc-link capacitor current
(normalized) as a function of space vector angle ψ for different displacement
power factor (cosφ) for the modulation index M =1.
For applications where the VSC is required to supply only
the reactive power, the magnitude of Ia is close to zero in the
vicinity of ψ = 0. In this region, the dwell time of the voltage
vector
−→
V1 dominates and thus the Icap(rms) is also lowest in
this region. The similar behavior is observed in the sub sector
2 for zero displacement power factor as it is evident from Fig.
7. The space dependency of Icap(rms) for 0.8 (lagging) power
factor is also shown in Fig. 7.
The Icap(rms) as a function of displacement power factor
angle for grid connected applications is shown in Fig. 8. The
cases with different modulation indices are depicted. The line
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Fig. 8. The rms value of Icap as a function of displacement power factor
angle φ for different modulation indices with line current maintained constant
at the rated value.
current is assumed to be maintained constant at the rated value
and the active and reactive components are varied. For the grid
connected applications, where the VSC is mainly required to
process the active power, the power factor is maintained close
to one for most of the time. In such applications, operation at
the higher modulation indices is desirable to reduce the stress
on the dc-link capacitor. With the increase in the modulation
index, the dwell time of the zero vector reduces. The dc-link
capacitor sinks the source current Idc during this interval and
Fig. 9. Various waveforms for the unity power operation at M = 1. Ch1:
Line current of phase A IA, Ch2: Capacitor current Icap, Ch3: Input current
Idc, Ch4: Pole voltage of phase A.
the reduction in Tz leads to reduced Icap(rms). This is also
shown in Fig. 8, where the Icap(rms) decreases with increase
in the modulation index for unity power factor operation. For
static Var compensation applications, where the VSC primarily
supplies the reactive power, the lower modulation index results
in smaller Icap(rms). However, the reduction in Icap(rms) is
marginal and dc-link voltage should be chosen based on the
other performance attributes.
V. EXPERIMENTAL RESULTS
To verify the analysis, set of experiments have been carried
out on a laboratory scale prototype of 5 kVA. The switching
frequency is taken to be 2.55 kHz. The dc-link voltage is set
to 600 V and the line filter inductor is taken to be 3 mH.
The VSC is connected to the programmable ac load. The
programmable ac load is operated in the constant current mode
to maintain the fundamental frequency component of the line
current constant. The relevant waveforms for the SVM at the
unity power factor at M = 1 is shown in Fig. 9. The rms value
of the capacitor current is obtained for the different modulation
indices for the SVM and the DPWM1 for the unity power
factor load. The carrier frequency is taken to be the same for
both of the PWM schemes. The rms values of the capacitor
current are normalized to the peak value of the fundamental
component of the line current (10.24 A) and shown in Fig. 10.
The experimental results shown in the Fig. 10 closely matches
with the analytical results shown in Fig. 6.
VI. CONCLUSION
An analytical method to calculate the rms value of the dc-
link current in the VSC is presented. The influence of the line
current ripple on the rms value of the dc-link current is con-
sidered, which yields accurate analytical results. Each PWM
scheme have different line current ripple and the proposed
analytical method can be effectively used to evaluate the effect
of the PWM scheme on the dc-link current stress. The SVM
and the DPWM1 schemes are compared. It is observed that
the use of the SVM results in lower dc-link current stress. The
0.2 0.4 0.6 0.8 1
0.2
0.4
0.6
Modulation index
I c
ap
(r
m
s)
(N
or
m
al
iz
ed
)
SVM
DPWM1
Fig. 10. The variation of the measured rms value of the dc-link capacitor
current (normalized) with the modulation index M for the SVM and the
DPWM1.
displacement power factor has a strong influence on the rms
value of the dc-link current. For grid connected applications,
where the power factor is close to unity, operation with higher
modulation indices is desirable to reduce the stress on dc-link.
The proposed analytical method is also verified experimentally
and good agreement between the analysis and the experimental
results is observed.
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